Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Enhancing Transmission Line Performance: Using Simulation to Optimize Design
Designing power transmission lines requires accounting for many factors: mechanical stress due to environmental ...
Keynote: Numerical Simulation of Primary Alkaline Zn–MnO2 Batteries
In this keynote talk from COMSOL Day: Batteries & Fuel Cells, Xiaotong Chadderdon of Energizer introduces primary ...
Keynote: Electroacoustics and FEA: A Long and Successful Relationship
In the world of electroacoustics, finite element analysis (FEA) has been in use for decades. The COMSOL  ...
Look Inside the Battery with COMSOL Multiphysics®
The key to designing high-performance, durable, and safe batteries is to first understand the battery technology and ...
