Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Simuler pour améliorer les performances des jauges à ionisation
La fabrication de semi-conducteurs et la recherche en physique des particules s’effectuent dans des conditions de vide ...
Prototyping Antennas for Mobile Recording of TV Sports Events with Simulation
Researchers at Radiotelevisione Italiana (RAI) are optimizing circularly polarized antenna designs for recording live ...
Inspiring Young Engineers to Design for the Future at EPFL
EPFLoop, from the Swiss Federal Institute of Technology Lausanne (EPFL), designed their pod for the 2018 SpaceX ...
Accelerating Custom Capacitor Design with Simulation Apps
When a component is as ubiquitous as a capacitor, its design process needs to allow for a lot of customization. This ...
