Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Designing Smart Solutions for Gas Flow Devices with Multiphysics Simulation
As India moves toward a reduced dependence on fossil fuels, researchers at Raychem RPG used multiphysics simulation to ...
Keeping Dendrites at Bay with Numerical Simulation
To design a lithium-ion battery that functions efficiently, engineers at Murata Manufacturing Co., Ltd. are using ...
Keynote: Electrochemical Modeling for Optimized Operating Strategies and Development of Automotive Cells
In this keynote talk from COMSOL Day: Battery Design, Nikolaos Papadopoulos of Porsche discusses how he is using ...
Keynote: Democratizing In Silico Ablation R&D via Simulation Apps
In this keynote talk from COMSOL Day: MedTech, Marcela Mercado Montoya of IN SILICO STEM introduces the capabilities ...
