Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Highly Accurate Li-ion Battery Simulation
Battery management systems (BMSs) are designed to protect the batteries and predict their charge level. They use ...
Analyzing the LHC Magnet Quenches
Engineers and physicists at CERN go to great lengths to ensure that the high-power superconducting magnets that ...
Lighting the Way for Improved Synchrotron Vacuum Chambers at RadiaSoft
One of the goals of the Argonne National Laboratory (ANL) is to increase the brightness of synchrotron beams for the ...
Simuler pour améliorer les performances des jauges à ionisation
La fabrication de semi-conducteurs et la recherche en physique des particules s’effectuent dans des conditions de vide ...
